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Abstract—This paper presents the simplified charge-based
EKV MOSFET model and shows that it can be used for advanced
CMOS processes despite its very few parameters. The concept of
inversion coefficient IC is first introduced as an essential design
parameter that replaces the overdrive voltage VG-VT0 and spans
the entire range of operating points from weak via moderate
to strong inversion, including the effect of velocity saturation
(VS). The simplified model in saturation is then presented and
validated for different 40-nm and 28-nm bulk CMOS processes.
A very simple expression of the normalized transconductance
in saturation valid from weak to strong inversion and requiring
only the VS parameter λc is described. The normalized transcon-
ductance efficiency Gm/ID , which is a key figure-of-merit (FoM)
for the design of low-power analog circuit, is then derived as a
function of IC including the effect of VS. It is then successfully
validated from weak to strong inversion with data measured
on a 40-nm and two 28-nm bulk CMOS processes. It is then
shown that the normalized output conductance Gds/ID follows
a similar dependence with IC than the normalized Gm/ID
characteristic but with different parameters accounting for DIBL.
The methodology for extracting the few parameters from the
measured ID-VG and ID-VD characteristics is then detailed.
Finally, it is shown that the simplified EKV model can also
be used for a fully depleted SOI (FDSOI) and FinFET 28-nm
processes.
I. INTRODUCTION
With its stringent requirements on the energy consumption
of electronic devices, the Internet of Things (IoT) has become
the primary driver for the design of low-power analog and
RF circuits [1]. The implementation of increasingly complex
functions under highly constrained power and area budgets,
while circumventing the challenges posed by modern device
technologies, makes the analog/RF design exercise ever more
challenging. The designer often needs to make optimum choices
to achieve the required gain, current efficiency, bandwidth,
linearity and noise performance [2], [3]. To this purpose, he
often starts his new design using simple transistor models to
explore the design space and identify the region offering the
best trade-off, before fine tuning his design by running more
accurate simulations using the full fetched compact model
available in the design kit [4], [5]. This task has been made
more difficult in advanced CMOS technologies due to the
down-scaling of CMOS processes and the reduction of the
supply voltage, which has progressively pushed the operating
point from the traditional strong inversion (SI) region towards
moderate (MI) and even weak inversion (WI), where the simple
quadratic model is obviously no more valid [6], [7]. This has led
to an increased interest in the concept of inversion coefficient
as the main design parameter replacing the overdrive voltage
even for advanced technologies [8], [9].
This paper presents the simplified EKV transistor model in
saturation since, except for switches, most transistors in CMOS
analog circuits are biased in saturation. The paper is split in
two parts: the first part introduces the simplified EKV model
in saturation and shows that it can be used even for advanced
bulk CMOS technologies. The second part of the paper will
show how the inversion coefficient can be used as the main
design parameter to describe various figures-of-merit (FoM) to
explore basic trade-offs faced in analog and RF design.
This first part of the paper is organized as follows. Section II
introduces the concept of inversion coefficient and shows how
the specific current can be extracted by means of a current refer-
ence for a given technology. Section III presents the simplified
EKV MOS transistor model in saturation, including the valida-
tion of the large- and small-signal models for several advanced
40-nm and 28-nm bulk CMOS processes. The transconductance
efficiency Gm/ID and the output conductance-to-current ratio
Gds/ID are then introduced in Section IV as key FoMs and
validated for the same processes including the important effect
of velocity saturation. Section V explains how to extract the
few model parameters and Section VI shows that the simplified
EKV model can also be used for advanced fully-depleted SOI
(FDSOI) and FinFET technologies. The conclusion are finally
given in Section VII.
II. THE CONCEPT OF INVERSION COEFFICIENT
A. Definition
The inversion coefficient IC is a measure of the inversion
level in the channel of a single MOSFET and is defined as
[10]:
IC , ID
Ispec
∣∣
saturation, (1)
where the normalizing factor Ispec is called the specific current,
and is defined as [10]
Ispec , Ispec · WL with Ispec , 2nµ0CoxU2T , (2)
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Fig. 1. The different regions of operation in terms of inversion coefficient.
where W and L are the width and length of the transistor, n
is the slope factor, µ0 is the low field mobility in the channel
region, Cox the oxide capacitance per unit area and UT ,
kT/q is the thermodynamic voltage. In a given technology,
the specific currents per square Ispec, one for each transistor
type (n- and p-channel), are the most fundamental parameters
for the designer.
Using IC, the different regions of operation of a MOSFET
can be classified as illustrated in Fig. 1 and defined below
IC ≤ 0.1 weak inversion (WI),
0.1 < IC ≤ 10 moderate inversion (MI),
10 < IC strong inversion (SI).
(3)
The specific current has originally been defined in [11]
using the normalized GmnUT /ID characteristic as discussed
in Section IV. It corresponds to the drain current for which the
long-channel SI asymptote 1/
√
IC crosses the WI asymptote
which turns out to be equal to unity as shown in Fig. 7.
The specific current Ispec can actually be extracted for a
given technology and transistor type using the circuit shown
in Fig. 2 [12], [13]. This circuit is based on the Vittoz current
reference represented by transistors M1 to M4, where the
original resistor is replaced by M6 [14]. M1-M2 are biased in
WI and saturation, whereas M6, M7 in SI (M6 in the linear
region and M7 in saturation). Assuming that A  1, it can
be shown that the bias current Ib is proportional to Ispec6 and
Ispec7
Ib = Ispec6 ·A · ln2(K) = Ispec7 · ln2(K), (4)
where K , β2/β1 with βi = µ0CoxWi/Li for i = 1, 2. This
circuit enables to precisely set the inversion coefficient of any
n-channel transistor independently of the value of the threshold
voltage from the reference transistor. Indeed, any n-channel
transistor Mx can be operated at a given inversion factor ICx
by means of a weighted copy of current Ib. For a transistor Mx
that has to be biased in WI, it is best to use transistor M1 as
a reference transistor whereas M7 should be used as reference
transistor for biasing a transistor in SI. The drain current of
transistor Mx is then N times the bias current Ix = N · Ib
and hence ICx ·Wx/Lx = N · IC1 ·W1/L1. The aspect ratio
Wx/Lx of transistor Mx is then given by
Wx
Lx
= N · IC1
ICx
· W1
L1
. (5)
This circuit is therefore ideal for migrating circuits from one
technology to another with a minimum of redesign. Note that
another current reference is needed for extracting the specific
current for p-channel transistors.
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Fig. 2. Current reference for extracting the specific current for n-channel
transistors [12]–[14].
III. THE SIMPLIFIED EKV MOSFET MODEL
A. The Large-signal DC Model
The drain current in saturation normalized to the specific
current, which actually corresponds to the inversion coefficient
IC defined above, is given by [15], [16]
IC =
4(q2s + qs)
2 + λc +
√
4(1 + λc) + λ2c(1 + 2qs)
2
(6)
where qs is the normalized inversion charge qi , Qi/Qspec
taken at the source with Qspec , −2nUTCox [10]. Parameter
λc is accounting for velocity saturation (VS) according to
λc ,
Lsat
L
, (7)
and scales inversely proportional to the transistor length L. λc
actually corresponds to the fraction of the channel in which the
carrier drift velocity reaches the saturated velocity vsat over a
portion of the channel length Lsat defined as
Lsat =
2µ0UT
vsat
. (8)
The normalized source charge qs is related to the terminal
voltages by [10]
VP − VS
UT
= 2qs + ln(qs) (9)
where VP − VS is the saturation voltage for a long-channel
transistor (i.e. without VS), VP ∼= (VG − VT0)/n is the pinch-
off voltage and VS is the source-to-bulk voltage. Note that
in the EKV model, all the terminal voltages are referred to
the local substrate instead of the source terminal, in order to
preserve the symmetry of the device in the model [10].
The normalized saturation voltage can be expressed in terms
of the inversion coefficient IC by solving (6) for qs leading to
qs =
1
2
·
(√
4IC + (1 + λc · IC)2 − 1
)
(10)
and using (10) in (9). Unfortunately, (9) cannot be inverted to
express IC in terms of VP − VS and hence of the terminal
voltages.
This simplified charge-based model only requires four
parameters to fit the ID-VG transfer characteristic: the slope
factor n, the specific current per square Ispec, the threshold
2
TABLE I
TYPICAL PARAMETER VALUES FOR A 28-NM PROCESS.
n Ispec VT0 Lsat
- [nA] [V] [nm]
n-channel 1.1 - 1.5 850 0.4 - 0.55 15 - 25
p-channel 1.1 - 1.5 350 0.35 - 0.5 15 - 25
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Fig. 3. IC versus the overdrive voltage VG − VT0 measured in saturation
on minimum length transistors from a 40-nm and two different 28-nm bulk
CMOS processes.
voltage VT0 and the velocity saturation parameter Lsat. The
methodology to extract these parameters from measured data
is explained in Section V. Typical values for these parameters
for a 28-nm bulk CMOS process are given in Table I.
The ID versus VG − VT0 transfer characteristics are plotted
in Fig. 3 and compared to measurements made on wide
and minimal length transistors from three different processes,
namely a 40-nm and two different 28-nm bulk CMOS processes.
Although the drain current is measured from sweeping the gate
voltage, the simplified EKV model is calculated from the
measured current by first normalizing it to the specific current
for each transistor to get the inversion coefficients, from which
the overdrive voltages are computed using (10) and (9). Despite
the very few number of parameters, the simple model fits the
measurements very well over more than 6 decades of current.
Note that the extraction of the parameters Ispec and Lsat is
done for several different geometries (in particular different
length) illustrating the rather good scalability of the simplified
model. Notice that the measured points and analytical models of
the W = 108µm, L = 30nm (red circles) and W = 108µm,
L = 40nm (green squares) transistors almost fall on top of
each other, indicating that the normalization almost completely
strips off the technology dependence. The difference with the
W = 3µm, L = 30nm (blue diamond) characteristic is due to
a slightly larger value of λc. In other words, the four parameters
almost fully characterize the technology at least for the transfer
characteristics in saturation and in the regions of operation
used for analog circuit design.
The large-signal output characteristic in the saturation region
has always been the most difficult part to model due to a
combination of several effects including VS, channel length
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Fig. 4. IC versus VD measured for different overdrive voltages on a minimum
length transistor 30-nm from a 28-nm bulk CMOS processe.
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Fig. 5. Normalized transconductance gms versus IC measured on minimum
length transistors from a 40-nm and two different 28-nm bulk CMOS processes.
modulation (CLM) and drain induced barrier lowering (DIBL).
Fig. 4 shows the inversion coefficient versus the drain voltage
for different overdrive voltages measured on a large and
minimal length transistor from a 28-nm process. It shows
that the current can be approximated in saturation by a simple
linear characteristics
ID ∼= Gds · (VD + VM ), (11)
where VM is the channel length modulation (CLM) (or Early)
voltage1 and Gds is the output conductance which corresponds
to the slope and is discussed further in the next section.
B. The Small-signal DC model
The most important small-signal parameter is without doubt
the gate transconductance Gm. Since in the EKV model
the voltages are all referred to the bulk, we can define two
other transconductances: the source transconductance Gms ,
−∂ID/∂VS and the drain transconductance Gmd , ∂ID/∂VD
[10]. Note that Gmd should not be confused with the output
conductance Gds. In saturation Gmd = 0 and Gms = n ·Gm.
1Note that even though the parameter VM is called the CLM voltage, it
actually embeds all the effects, including VS and DIBL, which is actually
dominant in WI.
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The normalized source transconductance in saturation gms
can be expressed in terms of IC as [4], [15]
gms ,
Gms
Gspec
=
n ·Gm
Gspec
=
√
(λcIC + 1)2 + 4IC − 1
λc(λcIC + 1) + 2
,
(12)
where Gspec , Ispec/UT = 2nµ0CoxUT . gms is plotted versus
IC in Fig. 5 and favorably compares to measurements obtained
from the derivative of the characteristics shown in Fig. 3 over
a very wide range of bias (more than 4 decades of current).
Note that for short-channel devices in SI, the ID-VG transfer
characteristic becomes a linear function of the gate voltage
as illustrated in Fig. 3 and hence the gate transconductance
becomes independent of the drain current and of the gate length
L. It then only depends on W and vsat according to
gms ∼= 1/λc for IC  1 or Gm ∼=WCoxvsat. (13)
The inverse of the VS parameter λc is therefore a key parameter
since it gives the maximum normalized transconductance
that can be achieved for a short-channel device in a given
technology.
The other key dc small-signal parameter is the output
conductance Gds which, together with the transconductance,
defines the intrinsic (or self) gain Gm/Gds. As mentioned
above, the output conductance is the result of several physical
effects including VS, CLM and DIBL. In advanced short-
channel devices biased in MI or WI, DIBL is the dominant
effect. The latter is defined as the variation of the threshold
voltage with respect to the applied drain-to-source voltage, i.e.
∂VT /∂VDS and can be modeled as [17]–[19]
VT ∼= VT0 · (1− σd · VDS) , (14)
where the parameter σd , ∂VT /∂VDS accounts for DIBL and
depends on L and VS [18], [19]. The output conductance can
then be written as [20]
Gds ,
∂ID
∂VDS
=
∂ID
∂VT
· ∂VT
∂VDS
= σd ·Gm, (15)
where ∂ID/∂VT = −Gm has been used. A model of the
output conductance versus IC can now be derived using the
expression of Gm = Gms/n in saturation given in (12), where
λc is replaced by an additional parameter λd
gds ,
Gds
Gspec
=
σd
n
·
√
(λdIC + 1)2 + 4IC − 1
λd(λdIC + 1) + 2
. (16)
The normalized output conductance versus IC given by (16)
is plotted in Fig. 6 and compared to measurements made on
a long and a short transistor from a 28-nm CMOS process.
Fig. 6 shows that the model fits very well the measured data
over more than 5 decades of current despite its simplicity.
IV. THE TRANSCONDUCTANCE EFFICIENCY Gm/ID
The transconductance efficiency Gm/ID, sometimes also
called the current efficiency, is one of the most important FoM
for low-power analog circuit design. It is a measure of how
much transconductance is produced for a given bias current and
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Fig. 6. Normalized output conductance gds versus IC measured on minimum
and medium length transistors from a 28-nm bulk CMOS process.
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is a function of IC. As will be shown in the second part of this
paper, the transconductance efficiency (or its inverse) appears in
many expressions related to the optimization of analog circuits.
In normalized form, the transconductance efficiency is defined
as the actual transconductance obtained at a given IC with
respect to the maximum transconductance Gm = ID/(nUT )
reached in WI [4], [15]
gms
IC
=
Gm · nUT
ID
=
√
(λcIC + 1)2 + 4IC − 1
IC · [λc(λcIC + 1) + 2] . (17)
The expression in (17), which is continuous from WI to SI
and includes the effect of VS, is plotted in Fig. 7. The figure
shows that GmnUT /ID is maximum in WI and decreases as
1/
√
IC in SI for long-channel devices in which VS is absent
(dashed blue curve). Note that the specific current has been
defined from the GmnUT /ID versus ID characteristic of a
long channel transistor as the current at which the WI and SI
asymptotes cross. This is why these two asymptotes cross at
IC = 1 when GmnUT /ID is plotted versus IC as in Fig. 7.
As shown in Fig. 3, for short-channel devices subject to
VS, the drain current in SI becomes a linear function of the
gate voltage, independent of the transistor length. Hence, the
transconductance becomes independent of the current and of
the length. Since Gm becomes independent of ID, and hence
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Fig. 8. Normalized transconductance efficiency gms/IC versus IC measured
on minimum length transistors from a 40-nm and two different 28-nm bulk
CMOS processes.
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Fig. 9. Output conductance-to-current ratio Gds/Gds-max versus IC
measured on minimum and medium length transistors from a 28-nm bulk
CMOS process.
of IC, the GmnUT /ID curve scales like 1/(λcIC) in SI (red
curve) instead of 1/
√
IC when VS is absent. In essence, the
effect of VS is to degrade the transconductance efficiency in
SI, meaning that more current is required to obtain the same
transconductance than without VS. Nevertheless, irrespective
of the channel length, GmnUT /ID remains invariant (i.e.
gms/IC = 1) in WI, since short-channel effects (SCE),
including VS, have the same effect on Gm than on ID simply
because Gm is proportional to ID in WI. As shown in Fig. 7,
the inversion coefficient for which the SI asymptote of a short-
channel device crosses the horizontal unity line is equal to
1/λc. As discussed in the next Section, this is actually how
the parameter λc is extracted from measurements on a short-
channel device.
The normalized transconductance efficiency given by (17) is
compared to measurements in Fig. 8 for the same devices as
shown in Fig. 3 and Fig. 5. Despite the normalized GmnUT /ID
only requires one parameter (λc or Lsat), the model fits very
well to the data over more than 5 decades of IC.
In a similar way, we can define the Gds/ID ratio, which
from (11) turns out to be about equal to 1/VM for VD  VM .
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Fig. 10. Extraction of the slope factor n and the specific current Ispec.
In normalized form, we have
UT
VM
∼= GdsUT
ID
=
gds
IC
=
σd
n
·
√
(λdIC + 1)2 + 4IC − 1
IC · [λd(λdIC + 1) + 2] .
(18)
From (18), we can deduce that the highest output conductance
for a given current is reached in WI and is equal to Gds-max ,
σdID/(nUT ). We can then normalize the output conductance
to Gds-max in order for the normalized output conductance to
reach unity in WI
Gds
Gds-max
=
n
σd
· gds
IC
=
√
(λdIC + 1)2 + 4IC − 1
IC · [λd(λdIC + 1) + 2] . (19)
Eq. (19) is plotted in Fig. 9 and compared to measurements
made on the same transistors than in Fig. 6 and shows
good agreement with the measured data. Note that, unlike
for the transconductance, where we want to get the highest
transconductance for a given current which is reached in WI,
the output conductance should be minimized for a given current.
It will be shown in the second part of this paper that, even
though the output conductance decreases in SI, the self gain
remains actually maximum in WI and simply equal to 1/σd.
V. PARAMETER EXTRACTION
The four parameters n, Ispec, VT0 and Lsat required for
fitting the simplified model described in Section III-A to
measured ID-VG data can be extracted from measurements
following the procedure described below. The extraction starts
from the ID-VG characteristic measured on a wide and long
transistor. After calculating (or measuring) the derivative Gm,
the slope factor n is extracted from the plateau reached by the
ID/(GmUT ) curve in WI as shown in Fig. 10. The specific
current for this particular device is then obtained by the
intersection between the SI asymptote ∝
√
ID and the slope
factor horizontal line as shown in Fig. 10. For this particular
long-channel device, this results in n = 1.22 and Ispec = 13µA
from which we can derive the specific current per square Ispec
by dividing by the aspect ratio W/L.
The VS parameter λc is extracted as shown in Fig. 11 from
the normalized GmnUT /ID characteristic of a wide and short
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Fig. 11. Extraction of λc on a short device.
channel transistor as the IC corresponding to the intersection of
the 1/IC asymptote with the unity horizontal line after having
properly extracted the slope factor n which is usually affected
by short-channel effects (n = 1.48 in this case compared to n =
1.22 as extracted from the long-channel device). This results
in λc = 0.48 and hence Lsat = 19.5nm for this particular
40-nm transistor.
Finally, the threshold voltage is extracted from the ID-VG
characteristic to fit the measured data as shown in Fig. 3.
The DIBL parameter σd used for the output conductance
can be extracted in a similar way than the slope factor n by
looking at the plateau of the normalized GdsnUT /ID curve
reached in WI, while the λd parameter can be extracted in a
similar way than the VS parameter λc from the normalized
Gds/Gds-max given by (19) for a short transistor.
VI. SIMPLIFIED MODEL APPLIED TO FDSOI AND FINFET
Although the simplified model described above was devel-
oped for transistors fabricated in a bulk CMOS process, it can
also be used for transistors fabricated in a fully-depleted silicon-
on-insulator (FDSOI) process. However, it doesn’t model the
effect of the additional back gate available in FDSOI processes
and the extracted parameters would be valid only for a single
back gate voltage. An example of IC versus VG − VT0 and
GmnUT /ID versus IC measured on 3 different transistor
lengths from a 28-nm FDSOI process are shown in Fig. 12.
Except for some deviation observed on the GmnUT /ID versus
IC at high IC values, which is probably due to additional
mobility reduction due to vertical field, the match between the
model and the measured characteristics is surprisingly good.
The model was even tried with transistors coming from a
28-nm FinFET process. Fig. 13 show the IC versus VG−VT0
and GmnUT /ID versus IC measured on 3 different transistor
lengths. Again, after proper parameter extraction, the model
fits the measured data very well, despite the simplicity of the
model.
VII. CONCLUSION
Analog designers usually like to use simple analytical
transistor models to help them identify the optimum bias region
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Fig. 12. The simplified EKV model applied to a 28-nm FDSOI CMOS
process. a) IC versus VG − VT0 and b) GmnUT /ID versus IC for 3
different transistor length.
in the overall design space where they can pick an initial point
close to the optimum target by setting the bias and choosing
the transistor size. Further optimization can then be conducted
using circuit simulators with the full fetched compact model
available in the design kit. Because of the down-scaling of the
supply voltage inherent to advanced CMOS technologies, the
operating points are pushed more and more towards moderate
and even weak inversion, where the standard quadratic model
obviously doesn’t hold anymore. A simple transistor model
valid in all regions of operation from weak to strong inversion
is therefore required. This first part of the paper presents the
simplified EKV model in saturation and shows that, despite
the very few number of parameters, it can successfully model
the large- and small-signal behavior over a wide range of bias.
The concept of inversion coefficient IC is first introduced
to replace the overdrive voltage as the main design parameter
covering the whole range of operating points from weak to
strong inversion across moderate inversion. IC is defined as
the ratio of the drain current in saturation to the specific current
Ispec. The later is proportional to W/L and to the specific
current per square Ispec, which is the most important process
parameter for the analog designer. It is shown that the specific
current can be extracted using a current reference circuit that
provides a bias current that allows to precisely set the inversion
coefficient of a given transistor. This bias technique is limited
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Fig. 13. The simplified EKV model applied to a 28-nm FinFET CMOS
process. a) IC versus VG − VT0 and b) GmnUT /ID versus IC for 3
different transistor length.
by the transistor matching but is completely independent of
the threshold voltage and its variations.
The simplified EKV charge-based model in saturation is then
presented and the ID-VG transfer characteristic is validated
for different 40-nm and 28-nm bulk CMOS processes. A very
simple expression of the normalized transconductance versus
IC is presented requiring only a single parameter, namely the
VS parameter λc. It is shown that the maximum normalized
transconductance reached by a short-channel transistor in SI
is simply equal to 1/λc. The normalized transconductance
efficiency GmnUT /ID, which is a key FoM for the design of
low-power analog circuit, is then derived as a function of IC. It
is shown that the GmnUT /ID characteristic of a short-channel
transistor in SI decreases as 1/(λcIC) instead of 1/
√
IC for a
long-channel transistor. This means that because of VS, more
current is required to reach the desired transconductance for
a short-channel device compared to the ideal case where VS
would be absent. Despite it also requires only the VS parameter
λc, the GmnUT /ID versus IC fits the measured data from
40-nm and 28-nm bulk CMOS processes extremely well over
a large range of bias.
It is then shown that the normalized output conductance
GdsUT /ID follows the same dependence than the normalized
GmnUT /ID characteristic, but with a different parameter λd
replacing λc and an additional parameter σd accounting for
the effect of DIBL.
It is then shown how to extract all the required parameters
from the ID-VG and ID-VD characteristics measured in
saturation on a long- and a short-channel device.
Finally, it is shown that the simplified EKV model can
also be used for transistors from a FDSOI and FinFET 28-nm
processes.
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